180nm CMOS 4x4 Bit Array Multiplier Design

Posted on Edited on Views: 53

Project for course SME306 Advanced Digital CMOS IC Design in Spring 2023 semester. We designed and simulated a 180nm process 4x4 bit array multiplier using Cadence. The layout is displayed below.